Model# 72290100-0 $ 790 82. STERLING Accord Seated 36 in. Shower Kit in White (214) Model# 72280100-0 $ 668 18. Durastall 32 in. Shower Stall with Standard Base in White (1165) Model# 68 $ 237 69. Delta Classic 400 36 in. Shower Kit in White. Mobile Analytics Kit. Mobile Analytics Kit (MAKit) v.1.0 - Free Download Components/Third Party Terms and Conditions; Mobile Analytics Kit. IQ Network Client Version 12.6 - Product Specific License Terms. WorkSpace Version 1.7.x - Not for Resale Edition - Product Specific License Terms. The kits are available with four channel (includes four cameras) or eight channel (includes six cameras) NVRs. 0.028 lux @ ƒ/2.0, AGC on, 0 lux with IR 2 MP CMOS vandal-resistant network dome camera (1920 x.
The Ettus Research USRP X310 is a high-performance, scalable software defined radio (SDR) platform for designing and deploying next generation wireless communications systems. The hardware architecture combines two extended-bandwidth daughterboard slots covering DC – 6 GHz with up to 160 MHz of baseband bandwidth, multiple high-speed interface options (PCIe, dual 10 GigE, dual 1 GigE), and a large user-programmable Kintex-7 FPGA in a convenient desktop or rack-mountable half-wide 1U form factor.
|
|
There are two master clock rates (MCR) supported on the X300 and X310: 200.0 MHz and 184.32 MHz.
The sampling rate must be an integer decimation rate of the MCR. Ideally, this decimation factor should be an even number. An odd decimation factor will result in additional unwanted attenuation (roll-off from the CIC filter in the DUC and DDC blocks in the FPGA). The valid decimation rates are between 1 and 1024.
For the MCR of 200.0 MHz, the achievable sampling rates using an even decimation factor are 200.0, 100.0, 50.0, 33.33, 25.0, 20.0, 16.67, 14.286 Msps, . 195.31 Ksps.
For the MCR of 184.32 MHz, the achievable sampling rates using an even decimation factor are 184.32, 92.16, 46.08, 30.72, 23.04, 18.432, 15.36, 13.166 Msps, . 180.0 Ksps.
If the desired sampling rate is not directly supported by the hardware, then it will be necessary to re-sample in software. This can be done in C++ using libraries such as Liquid DSP [1], or can be done in GNU Radio, in which there are three blocks that perform sampling rate conversion.
27.7 x 21.8 x 3.9 cm
With 2x SBX-120: 1.7kg
| Part Number | Description | Schematic ID (Page) |
|---|---|---|
| XC7K325T / XC7K410T | FPGA | U23 (3,5,8,9,10,18) |
| AD9146 | Dual Channel, 16-Bit, 1230 MSPS DAC | U12, U36 (7) |
| ADS62P48 | Dual Channel, 14-Bit 210 MSPS ADC | U11, U35 (6) |
| FIN1002 | High Speed Differential Receiver | U3, U5, U31, U32 (4) |
| 24LC256T | EEPROM | U530 (11) |
| LMK04816BISQ/NOPB_1/3 | Jitter Cleaner With Dual Loop PLLs | U531 (11) |
| SY89547LMGTR | Multiplexer | U506 (12) |
| SN74AUP1T17 | Single Schmitt-Trigger Buffer Gate | U6, U519 (12) |
| TPS54620RGYT | Synchronous Step Down SWIFT™ Converter | U515 (21); U516 (26) |
| LT1764EQ-3.3 | Voltage Regulator | U27 (21); U516 (26) |
| TPS7A47 | Voltage Regulator | U28, U532 (21) |
| LTC3603EUF_TRPBF | Monolithic Synchronous Step-Down Regulator | U517 (23); U500 (25); U514, U513 (27) |
| TPS77625_SM | Low-Dropout Voltage Regulators | U30 (23) |
| TPS79318_SM | Low-Dropout Voltage Regulators | U510 (27) |
| OSC-96MHZ-724821-01 | Voltage Controlled Crystal Oscillator | U25 (11) |
You can query the lock status with the gps_locked sensor, as well as obtain raw NMEA sentences using the gps_gprmc, and gps_gpgga sensors. Location information can be parsed out of the gps_gpgga sensor by using gpsd or another NMEA parser.
The Verilog code for the FPGA in the USRP X300 and USRP X310 is open-source, and users are free to modify and customize it for their needs. However, certain modifications may result in either bricking the device, or even in physical damage to the unit. Specifically, changing the I/O interface of the FPGA in any way (do not remove any of the I/O for the PCIe interface, such as x300_pcie_int and LvFpga_Chinch_Interface), or modifying the pin and timing constraint files, could result in physical damage to other components on the motherboard, external to the FPGA, and doing this will void the warranty. Also, even if the PCIe interface is not being used, you cannot remove or reassign these pins in the constraint file. The constraint files should not be modified. Please note that modifications to the FPGA are made at the risk of the user, and may not be covered by the warranty of the device.
Follow the links below for additional information on configuring each interface for the USRP X300 or X310 SDRs.
|
https://frtb.over-blog.com/2021/01/gears-of-war-2-pc-full-rip-pc.html.
|
Using an external 10 MHz reference clock, a square wave will offer the best phase noise performance, but a sinusoid is acceptable. The power level of the reference clock cannot exceed +15 dBm.
Using a PPS signal for timestamp synchronization requires a square wave signal with the following a 5Vpp amplitude.
To test the PPS input, you can use the following tool from the UHD examples:
The GPIO port is not meant to drive big loads. You should not try to source more than 5mA per pin. The +3.3V is for ESD clamping purposes only and not designed to deliver high currents. |
The hardware power on state and UHD initial state for the front-panel GPIOs is high-Z. For the X3xx, there are no external pull-ups/pull-downs for the GPIO pins, but the FPGAs do have them and they are configured as follows: X3xx: pull-down.
Note: Please see the E3x0/X3x0 GPIO API for information on configuring and using the GPIO bus.
| LED | Detail | Description |
|---|---|---|
| DS1 | 1.2V | Power |
| DS2 | TXRX1 | Red: TX, Green: RX |
| DS3 | RX1 | Green: RX |
| DS4 | REF | Reference Lock |
| DS5 | PPS | Flashes on Edge |
| DS6 | GPS | GPS Lock |
| DS7 | SFP0 | Link, Right, Green |
| DS8 | SFP0 | Link Activity, Left, Yellow |
| DS10 | TXRX2 | Red: TX Green: RX |
| DS11 | RX2 | Green: RX |
| DS12 | 6V | Daughterboard Power |
| DS13 | 3.8V | Power |
| DS14 | 3.3V | Management Power |
| DS15 | 3.3V | Auxiliary Management Power |
| DS16 | 3.3V | FPGA Power |
| DS19 | SFP1 | Link Active, Left, Yellow |
| DS20 | SFP1 | Link, Right, Green |
| DS21 | LINK | Link Activity |
Model: PDP-40 by CUI Inc.
Power plug connectors for custom power harnesses can be purchased here: https://www.digikey.com/products/en?KeyWords=CP-7340-ND&WT.z_cid=sp_102_buynow
Assembly instructions: Media:pdp-40.pdf
As of December 1st, 2010 all Ettus Research products are RoHS compliant unless otherwise noted. More information can be found at http://ettus.com/legal/rohs-information
Management Methods for Controlling Pollution Caused by Electronic Information Products Regulation
Chinese Customers
National Instruments is in compliance with the Chinese policy on the Restriction of Hazardous Substances (RoHS) used in Electronic Information Products. For more information about the National Instruments China RoHS compliance, visit ni.com/environment/rohs_china.
In terms of host bandwidth, interface options, and all other hardware features the USRP X300 and USRP 310 are identical. However, the USRP X310 provides a larger FPGA, a Xilinx XC7K410T, as opposed to XC7K325T. While both options provide a significant amount of free resources for custom FPGA development, the XC7K410T provides additional design margin, which translates to ease of development and future expandability. Most users choose the USRP X310 for their development.
| USRP X300 and X310 FPGA Resource Summary | ||
|---|---|---|
| Resource Type | USRP X300 (XC7K325T) | USRP X310 (XC7K410T) |
| Count | Count | |
| DSP48 Blocks | 840 | 1540 |
| Block Rams (18kB) | 890 | 1590 |
| Logic Cells | 326,080 | 406,720 |
| Slices (logic) | 50,950 | 63,550 |
For up-to-date information on FPGA resource utilization in the stock FPGA design, please see 'USRP 300/X310 FPGA Resources' in the Ettus Research knowledge base (https://kb.ettus.com).
With the increased sample rates used by the USRP X300 and USRP X310, these new device can support extended-bandwidth daughterboards. The WBX-120, SBX-120, and CBX-120 are recommended to take advantage of the full bandwidth capability of the USRP X300 and X310. The WBX-120, SBX-120, and CBX-120 have been upgraded from their predecessors (40 MHz) to use 120 MHz baseband filters. You can select your daughterboard based on the center frequency of your primary application.
| Daughterboard | Frequency Range | Bandwidth |
|---|---|---|
| WBX-120 | 50 MHz - 2200 MHz | 120 MHz |
| SBX-120 | 400 MHz - 4400 MHz | 120 MHz |
| CBX-120 | 1200 MHz - 6000 MHz | 120 MHz |
| UBX-160 | 10 MHz - 6000 MHz | 160 MHz |
| TwinRX | 10 MHz - 6000 MHz | 80 MHz per channel, 160 MHz total |
If your application is in the HF frequency range, the LFRX and LFTX are recommended for up to 30 MHz of bandwidth per channel. The BasicRX and BasicTX are ideal for configurations that use an external frontend for tuning and filtering with either an IF or baseband interface.
The USRP X300 and X310 are backward compatible with legacy daughterboards except for the RFX Series and XCVR2450. Please note, while there are two daughterboard slots, the USRP X300/X310 can only support a single TVRX2.
If you plan to transmit or receive over the air, you should also purchase an antenna.
The USRP X300/X310 provide three interface options – 1 Gigabit Ethernet (1 GigE), 10 Gigabit Ethernet (10 GigE), and PCI-Express (PCIe). The PCIe interface is always available regardless of what FPGA image is loaded. Ettus ships two FPGA image variants, the HG or HGS image which has one 1 GigE interfaces and one 10 GigE interfaces, and the XG image which has two 10 GigE interfaces. Generally, Ettus Research recommends using 10 GigE to achieve the maximum throughput available from the USRP X300/X310. PCIe is recommended for applications that require the lowest possible latency, which is a desirable characteristic for PHY/MAC research. If your application does not require the full bandwidth of the USRP ™ X300 and X310, the 1 GigE interface serves as a cost-effective fall-back option. Ettus Research provides a complete interface kit for each of these options, which is also shown in Table 3.
| Table 3 - Interface Performance Summary | |||
|---|---|---|---|
| Interface | Throughput (MS/s @ 16-bit) | Target | Recommended Kit |
| 1 Gigabit | 25 MS/s | Desktop/Laptop | Components provided with USRP X300/X310 kit. https://herefload415.weebly.com/new-free-online-slots.html. For additional connections, purchase the following:SFP Adapter + GigE Cable |
| 10 Gigabit | 200 MS/s | Desktop | 10 GigE Interface Kit |
| PCI-Express (PCIe, 4 lane) | 200 MS/S | Desktop | PCI-Express Desktop Kit |
| Express Card Clipboard manager 1 8 5. (PCIe, 1 lane) | 50 MS/s | Laptop | ExpressCard Kit |
See this app note for how to use the X3x0 with dual 10 GbE links.
Recommended 10 Gigabit Ethernet Cards
Path finder 8 0 4 download free. The power supply provided with the USRP X300/X310 kit is packaged with a power cord that is compatible with power outlets in the US/Japan. If you are not using the USRP X300/X310 in the US/Japan, we recommend purchasing the International USRP X300/X310 Power Cord set.
The USRP X300 and USRP X310 provide the option to integrate a high-accuracy GPS-disciplined oscillator (GPSDO). The GPSDO improves the accuracy of the internal frequency reference to 20 ppb, or 0.1 ppb if the GPS is synchronized to the GPS constellation. When synchronized to the GPS constellation, all USRP ™ devices will also be synchronized in time within 50 ns.
| Internal TCXO | GPS-Disciplined Clock | |
|---|---|---|
| Frequency Reference | TCXO | OCXO |
| Frequency Accuracy (unlocked) | ± 2.5ppm ± 2,500 Hz @ 1 GHz | ± 25 ppb ± 25 Hz @ 1 GHz |
| Frequency Accuracy | ± 0.01ppb | |
| (GPS-Disciplined) | ~ ± 0.01 Hz @ 1 GHz | |
| GPS Time Sync Accuracy | ±50ns to UTC Time** | |
| 10 MHz Reference Phase Drift with GPS Sync | <±20ns After 1 Hour** |
The GPSDO Mini Kit will improve the accuracy of the USRP reference clock, even if it does not receive signals from the GPS Constellation. However, to achieve the best accuracy possible, and to achieve global timing alignment across multiple USRPs, Ettus Research recommends the GPSDO Mini Antenna Kit.
The USRP X300 and X310 include a DB15 connector on the front panel that provides convenient access to GPIO signals. Each pin can be configured as an input or output, uses 3.3V-level logic, and is protected with basic anti-static circuitry. These pins can be used to control external devices like RF switches and amplifiers, trigger software events on the host, or even provide basic debugging functionality. The USRP GPIO Kit is an affordable option that provides access to these signals with a DB15 cable and a breakout board. The breakout board allows the user to connect external devices through a terminal block. The user can also solder wires and components into the dedicated prototyping area.
Multiple USRP X300/X310s can be synchronized for coherent operation by sharing a common 10 MHz and 1 PPS signal. We recommend using a star-distribution topology with an OctoClock or OctoClock-G, as seen in Figure 4. This requires matched length cables to be used for both 10 MHz and 1 PPS.
For more information about MIMO operation, please see the MIMO and Synchronization Application Note.
The USRP X300 and X310 were designed to be used with a 1U Rackmount Assembly for building high-density MIMO systems in a compact and well-organized setup. This mount supports one or two compatible USRPs, and if two are mounted then there are rubber standoffs between the USRPs to avoid both direct contact and surface scratching. If the user will be developing in a laboratory environment or building a high-channel count USRP system, then a 1U Rackmount Assembly is highly recommended. This specific mount is compatible with only the USRP X300 and X310, and allows the integration of up to four bidirectional -- or eight receive-only -- RF channels per 1U.
Ettus Research currently offers direct-connect, copper cabling accessories for the USRP X300 and USRP X310. However, it is also possible to use multi-mode fiber instead of copper connections for these devices.
The USRP X Series is compatible with most brands of SFP+ fiber adapters. In some cases, other equipment in the systems such as 1/10 Gigabith Ethernet switches are only compatible with specific brands of SFP+ adapters and cables. Better blocker 2020 2019. As a general rule, we recommend checking compatibility with the switches and network cards in your system before purchasing an adapter.
Ettus Research does test the USRP X Series devices with our 10 Gigabit Ethernet Connectivity Kit and a Blade Networks G8124 1/10 GigE switch. Here are is a list of known-good cables and adapters.
Ettus Research has only tested multi-mode fiber accessories.
Many new motherboards come equipped with an onboard 10Gb RJ45 NIC. It is possible to use a SFP+ to RJ45 adapter and operate at 10Gb speeds using a Cat6/7 Ethernet cables.
Ettus Research has tested the adapters linked below.
USRP™ X300 and USRP™ X310 SDRs Frequently Asked Questions
The ADC rate on each analog RX channel is 200 MS/s quadrature, which provides a theoretical analog bandwidth of approximately 80% of the Nyquist bandwidth of +/- 100 MHz (+/- 80 MHz around the center frequency). The resulting maximum theoretical analog bandwidth is 160 MHz. The actual analog bandwidth may be reduced due the RF daughterboard selected.
RF Daughterboard Bandwidths: See the daughterboard specifications [link]
FPGA Processing Bandwidth: Up to 200 MS/s quadrature.
Host Bandwidth: Up to 200 MS/s quadrature, dependent on selected interface
For more information about achieving the maximum bandwidth with a USRP X300/X310, please see the 'USRP X300/X310 Configuration Guide' or the 'USRP System Bandwidth' application note.
Like all other USRP models, the USRP X300 and X310 are compatible with the USRP Hardware Driver™ (UHD) architecture. The UHD architecture is a common driver that allows users to develop and execute applications on a host-PC. UHD provides a direct C++ API to control and stream to/from the USRP X300/X310. It also provides compatibility with a variety of third-party software frameworks including GNU Radio, LabVIEW, and Matlab. You may also customize the FPGA image provided with UHD to integrate your own signal processing. For more information about UHD, and supported software frameworks, please see:
You can find more information about updating the FPGA image through PCIe, 1/10 GigE, and JTAG here.
The source code (Verilog) for the USRP X300/X310 is available in the UHD repository. The build process leverages the existing CMAKE build system used to compile the host-side driver. A Linux-based setup will provide the best results.
Which FPGA toolchain required to build the FPGA images will depend upon your version of UHD. For more details please see the UHD Software Resource page.
Please see the USRP X300/X310 FPGA resources page for more information.
The type of PC required depends heavily on the complexity and bandwidth of the application. To demonstrate the USRP X300/X310, we typically use a desktop computer with a quadcore i7, 8+ GB of DDR3, and install the PCIe interface card that is also provide with the 10 GigE, PCIe, and ExpressCard interface kits.
The frequency range depends on the daughterboard select by the users. For more information, please see the USRP X300/X310 Configuration Guide.
For a more comprehensive guide, please see the USRP X300/X310 Configuration Guide.
The USRP X310 includes a larger Kintex-7 series FPGA (XC7K410T) with additional development resources for more complex designs. The USRP X300 includes the smaller XC7K325T FPGA.
Model: PDP-40 by CUI Inc.Power plug connectors for custom power harnesses can be purchased here: https://www.digikey.com/products/en?KeyWords=CP-7340-ND&WT.z_cid=sp_102_buynow
Release 12.2.1.3.0 includes new features, the latest Oracle Database release updates, and Oracle Linux security updates for Oracle Database Appliance X7-2S, X7-2M, and X7-2-HA systems.
The following new features are available for Oracle Database Appliance X7-2S, X7-2M, and X7-2-HA:
Enforce strong password rules for the Database Administrator Password for new databases and the System Password for all operating system users (root, grid, and oracle).
Strong passwords should contain at least 9 characters, not exceed 30 characters, and start with an alpha character. All passwords must meet the following requirements:
at least two uppercase letters
at least two lowercase letters
at least two numbers
at least two special characters. valid characters are pound (#), underscore (_), and dash (-).
Require creating a new password upon first log in with the default password. Strong password rules apply.
Support for two separate physical network interfaces. Oracle Database Appliance X7-2 has one bonded public network interface. To support two separate physical network interfaces in your data center, you can break the bond when you plumb the network and create a non-bonded network configuration.
Integrated Backup and Recovery through the Web Console
Patching pre-checks for the DCS stack including checks for server update, Oracle Grid Infrastructure, and Oracle Database.
You can use the new ODACLI commands odacli create-prepatchreport and odacli describe-prepatchreport to verify that all components are ready for updates before patching Oracle Database Appliance. For more information, see the chapter about Oracle Database Appliance command line in the Deployment and User’s Guide.
Security updates: New Center for Internet Security (CIS) scripts and updated Security Technical Implementation Guide (STIG) scripts are now shipped with Oracle Database Appliance and are available in the /opt/oracle/oak/bin directory.
After you upgrade the DCS Server (GI) to Oracle Database Appliance 12.2.1.2, you no longer need to copy a patch to both nodes in future releases. When the DCS Server version is 12.2.1.2, you only needed to run the command odacli update-repository from the first node. The patch bundle files are copied from one node to another and updates the repository on all nodes.
Oracle Database 12.2.0.1.180116 Release Update (RU)
Oracle Database 12.1.0.2.180116 Bundle Patch (BP)
Oracle Database 11.2.0.4.180116 Patch Set Update (PSU)
GI Clone, Database RDBMS Clone, and ISO Image Patches
Oracle Database Appliance patches are available in My Oracle Support. When selecting a patch, ensure that you select the 12.2.1.3.0 release from the drop down box.
Oracle Database Appliance 12.2.1.1.0 GI Clone for ODACLI/DCS stack: Use to perform an initial deployment of Oracle Database Appliance. The bundle contains the latest Grid Infrastructure components for deployment on an Oracle Database Appliance in the 'shipped from factory' state, or an Oracle Database Appliance that has been re-imaged using the OS ISO Image. This patch is for Oracle Database Appliance X7-2S, X7-2M, and X7-2-HA Bare Metal platforms.
12.2.0.1 Database: Use the Oracle 12.2.0.1.180116 RDBMS Software Clone file to create new 12.2.0.1 database homes.
12.1.0.2 Database: Use the Oracle 12.2.0.1.180116 RDBMS Software Clone file to create new 12.1.0.2 database homes.
11.2.0.4 Database: Use the Oracle 11.2.0.4.180116 RDBMS Software Clone file to create new 11.2.0.4 database homes.
(Optional) ISO Image: Use to perform a bare metal restore (re-image) of the operating system. Bare metal is a non-virtualized Oracle Database Appliance configuration. Use only when you must re-image the operating system.
Note:
Re-imaging a server using the Oracle Database Appliance ISO image installs the new OS on the local disks on that server. After re-imaging, use the Oracle Database Appliance GI Clone for ODACLI/DCS stack to deploy Oracle Database Appliance (bare metal platform.) The bundle contains the latest Grid Infrastructure components (ILOM, BIOS, Controller, Expander, disk firmware, and other components.)
After re-imaging, run /opt/oracle/oak/onecmd/cleanup.pl, configure the public network with the command /opt/oracle/oak/bin/oakcli configure firstnet, and then deploy Oracle Database Appliance.
GI Clone, Database RDBMS Clone, and ISO Image Patches for a Virtualized Platform
To deploy a virtualized platform on Oracle Database Appliance X7-2-HA, use the VM ISO Image (DOM0) patch to re-image the server with an OS that includes virtualization capabilities. After re-imaging, use the VM Template (ODA_BASE) to deploy ODA_Base for the virtualized platform.
Note:
When you re-image using the VM ISO Image, the system uses the oakcli stack, including the Configurator to deploy the appliance and the command-line interface to manage the appliance.Oracle Database Appliance patches are available in My Oracle Support. When selecting a patch, ensure that you select the 12.2.1.3.0 release from the drop down box.
VM ISO Image (DOM0): Use to reimage Oracle Database Appliance as a Virtualized Platform.
VM Template (ODA_BASE): Use to deploy ODA_Base for the virtualized platform. The bundle contains the latest Grid Infrastructure components for deployment.
12.2.0.1 Database: Use the Oracle 12.2.0.1.180116 RDBMS Software Clone file to create new 12.2.0.1 database homes.
12.1.0.2 Database: Use the Oracle 12.2.0.1.180116 RDBMS Software Clone file to create new 12.1.0.2 database homes.
11.2.0.4 Database: Use the Oracle 11.2.0.4.180116 RDBMS Software Clone file to create new 11.2.0.4 database homes.
0 
Star